1NlKOI)UC'L'ION
Tlic relatively low voltage nitings 01' W O devices ciinqiiircd tii tliyratrnns rcqi1ir.c tlic series cniincctiiio 01' tlicsc devices when uscd i i s rclilaccnicnt in ccrliiin tliyr;itroii qqilicntiiins. i?ir this series coiiliguratiiin, ii basic rcquircnmnl i s i i gate dl.ivcr circuit that can Ilc iipcratcd ;it a liigli i'loating piitclitid. ' l'lic gate current rcqnircuiciit (11 1111: W O used i n tlie study, Wcstcotlc WG1004OLl?6, i s lister1 i n l'alilc 1 . ' k tiirii-oii gate current liiis twn coiiipiiiiciits, ii lis1 initial pulse and ii ciiiisteiit compiinciit. U i c lcadiiig cdgc p r t i n n o f the ciirrciit Iiulsc is two to tlircc times tlic valuc required to sustain the on state or the device. The high initial c~irrciit is ~iecdcd io siipply cliiirgc quickly into the iinolincat gate ciiliacity 01' the (i'I'0 iii nrdcr to rcdocc its tnrn -mi time. 'The rccominciidctl ;~iiiplitudc hy W i s bctwccn 70 i n i d 100 anipcscs. After the W O device i s turned mi, a suhst;intinl ainiiunt 0 1 gntc current i s still iiccdcd tii inaiiitaiii a lnw oil-state resistance iiiid, Iiciicc, a IOW vllltilgc ~1rn1' across tllc C i ' I O ' S allndc and catl1otlc. 
DC/DC Converter
The fly-hack type DC/DC converter uses a currciit mode pulse-width modulation (PWM) controller chip, UC2844, with ; I power MOSFET, IRF640, driving a custorn-wound high-frequency and high-voltage isolation (15 kV) transformer. The PWM controller operates at a nominal frcquency of 90 kHz. The converter is designed for a I-A maximum switching current at 50% duty cycle, resulting Input power to the converter is 48 VDC. The switching transformer liiis one input wiriding of ten turns and three output windings of seveiitcen turns, four turns, and two turns, rcspcctivcly, a11 made from #22, 15-kVDC wire. The input winding conducts a ramping current of up to one ampere when the MOSEEr turns on. l'hc stored energy in the primary winding is then transferred to the output windings when llie MOSPET turns off.
The two-turn output provides a feedback signal to tlic I'WM controller for voltage regulation. A resistor divider reduces tlic fecdback signal before sending it to the voltage feedback input piti of the PWM cotitrollcr. A variable rcsistor in the divider is used to adjust the level of the fccdback voltagc and, in turn, to set tlic output voltage. Thc four-turn output is rectified and regulated to s:ipply 15-V power to the logic circuit and the MOSFET drive in lhc higli-voltage scction. The scvcnteen-turn output feeds two rectifiers to charge two dual RC circuits to 15 volts.
Taking advantage of the insulation prnpcrty of ferritc, the switching transformer uses a ferrite toroid, P449 14-TC from Magnetics, as tlic core. The criteria for choosing the type of ferrite corc are the need for a large window to accommodate the windings, wliicli arc relatively large due to thc high-voltage insulation, and low corc losses.
Gate Circuit
The drive circuit is based on power MOSFBTs corincctcd in an H-bridge configuration. Figure 1 sliows the basic bridge circuits with the RC networks that shiipc and dclivcr current to thc GT0 gale. RI, R2, C I , and C2 are for turn on, whilc K3, R4, C. 3 and C4 arc for turn off.
During turn on, for a given supply voltage, R2, C2, the MOSFET bridge oil-statc rcsistancc, CTO gate resistance, zmd thc stray inductance (which cannot be igiiorcd in this case because of thc spced of the pulsc) determine thc amplitude and duration of the fast component of thc currcnt pulse to the GI'O gate. The levcl of the bridge output current alter the leading edgc portion is mainly detcrmined by resistors R I and R2. The bridge on-state resistancc and the Gl0 gatc re. ncc arc very small compared to thc sum of RI and RZ and, thercforc, liavc littlc effcct on the current lcvcl after the initial pulsc. The relatively large time constant nf NlCl compared to R2C2 guarantees that the bridge output curreiit remains essentially constant for the duration of the pulse after the initial high currcnl component dies w t .
The rcquircmcnt for initial GrO device turii-off is similar to tlic otic for turn-on. A large ncgative sbortduration current pulse is produced by tlie turn-off network, K3, C3, R4, and C4, to quickly reinovc the storcd chargc in thc gatc structurc of the device. Thc ainplitudc of this pulse can bc much higlier than that required for turn-mi, depending on how much curr'cnt thc GTO is forced to turn off. While a substalitial atnnmt of current is required to maintain the low on-state resistance of thc dcvicc, a negative gatc voltage of only a few volts is needed to keep it off after thc storcd gate charge is removed by thc initial current pulse. In this case R3 is much grcatcr than R I , l'he turn-off process c(intinucs aftcr tlic initial pulse lcrmiiratcs. Although the device rccovers its rcvcrsc blocking capahility shortly after this negative current pulsc, its forward blocking capability returns rniicli more slowly. This mcovery lasts many microseconds after the initial negative pulse.
Both tlic rise time and the amplitude of the gate current are affected by the stray inductancc in tlic circuit. To achicvc a fast gate currcnt pulsc, the stray inductiuicc bas to he rninimixcd. For this reason, low inductancc components are used, short and widc traces iire employed on the PC board, and the coimcctioii bctwccii the gate drive hoard and tlic GTO is kept at tlic minimum lengtli.
Two At tlic terminatiiin iif the trigger Iiiilsc, tlic (?IO tiiriii s skirted. Q l and Q4 arc turncd n f l w l i i l c Q2
and Q3 arc t~r n c t l hiill-sine ciirrc~it piilsc of 6000 aiii~)cres with ii liiisc width 111 12 ~iiicroscconds. 1;urtIicr study w i l l hc c h i c nii iiiiproving tlic rclialiility n C thi: ilrivc aiid liiidiiig a siiitiililc interlock I~ICCIIRI~~SIII.
